Skip to content

Conversation

@Scheremo
Copy link
Contributor

Re-lands #9077 which was reverted because it was unsquashed.

Add end-to-end support for SystemVerilog chandle:

  • Import from Slang as moore.chandle.
  • Lower to !llvm.ptr in MooreToCore.
  • Treat ref<chandle> as a by-ref SSA value (no hw.inout).
  • Default-initialize to llvm.mlir.zero : !llvm.ptr.

…ering

Re-lands llvm#9077 which was reverted because it was unsquashed.

Add end-to-end support for SystemVerilog `chandle`:
- Import from Slang as `moore.chandle`.
- Lower to `!llvm.ptr` in MooreToCore.
- Treat `ref<chandle>` as a *by-ref SSA* value (no `hw.inout`).
- Default-initialize to `llvm.mlir.zero : !llvm.ptr`.
@Scheremo Scheremo marked this pull request as ready for review October 10, 2025 16:22
@Scheremo Scheremo merged commit 28f7845 into llvm:main Oct 10, 2025
6 checks passed
@Scheremo Scheremo deleted the pr-moore-chandle branch October 21, 2025 07:49
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

None yet

Projects

None yet

Development

Successfully merging this pull request may close these issues.

1 participant