Skip to content

introduce verilog_precedencet #591

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Merged
merged 1 commit into from
Jul 12, 2024
Merged

introduce verilog_precedencet #591

merged 1 commit into from
Jul 12, 2024

Conversation

kroening
Copy link
Member

This avoids hard-wired numerical constants in the expr2verilog class.

This avoids hard-wired numerical constants in the expr2verilog class.
@kroening kroening force-pushed the verilog_precedencet branch from dc4280b to 4a9c610 Compare July 11, 2024 00:15
@kroening kroening marked this pull request as ready for review July 11, 2024 00:53
@tautschnig tautschnig merged commit c0ef1df into main Jul 12, 2024
6 checks passed
@tautschnig tautschnig deleted the verilog_precedencet branch July 12, 2024 12:33
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
Projects
None yet
Development

Successfully merging this pull request may close these issues.

2 participants