Verilog: aval/bval lowering of 4-valued logic#561

kroening merged 1 commit intomaindiffblue/hw-cbmc:mainfrom

aval_bvaldiffblue/hw-cbmc:aval_bvalCopy head branch name to clipboard