Skip to content

Verilog: allow top-level package items #287

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Merged
merged 1 commit into from
Dec 12, 2023
Merged
Changes from all commits
Commits
File filter

Filter by extension

Filter by extension

Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
29 changes: 14 additions & 15 deletions src/verilog/parser.y
Original file line number Diff line number Diff line change
Expand Up @@ -616,16 +616,11 @@ description:
| interface_declaration
| program_declaration
| package_declaration
| attribute_instance_brace package_item
| attribute_instance_brace bind_directive
| config_declaration
| type_declaration
{ PARSER.parse_tree.create_typedef(stack_expr($1)); }
;

/*
| attribute_instance_brace package_item
*/

module_nonansi_header:
attribute_instance_brace
module_keyword
Expand Down Expand Up @@ -842,6 +837,19 @@ bind_directive:
// A.1.11 Package items

package_item:
package_or_generate_item_declaration
// | anonymous_program
// | package_export_declaration
// | timeunits_declaration
;

package_or_generate_item_declaration:
net_declaration
| data_declaration
| task_declaration
| function_declaration
| local_parameter_declaration ';'
| parameter_declaration ';'
;

// System Verilog standard 1800-2017
Expand Down Expand Up @@ -1958,15 +1966,6 @@ generate_item_or_null:

constant_expression: expression;

package_or_generate_item_declaration:
net_declaration
| data_declaration
| task_declaration
| function_declaration
| local_parameter_declaration ';'
| parameter_declaration ';'
;

// System Verilog standard 1800-2017
// A.5.1 UDP declaration

Expand Down