Skip to content

Verilog: allow top-level package items #287

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Merged
merged 1 commit into from
Dec 12, 2023
Merged

Verilog: allow top-level package items #287

merged 1 commit into from
Dec 12, 2023

Conversation

kroening
Copy link
Member

This adds the System Verilog grammar rules to allow top-level package items.

@kroening kroening marked this pull request as ready for review December 11, 2023 20:53
@@ -616,16 +616,13 @@ description:
| interface_declaration
| program_declaration
| package_declaration
// | type_declaration
// { PARSER.parse_tree.create_typedef(stack_expr($1)); }
Copy link
Collaborator

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

Here and below: could a comment please be added to clarify why these are commented out?

Copy link
Member Author

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

I should drop that rule altogether; it's subsumed by the newly added rules.

This adds the System Verilog grammar rules to allow top-level package items.
@kroening kroening merged commit 87da407 into main Dec 12, 2023
@kroening kroening deleted the package_item branch December 12, 2023 00:16
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

2 participants