Popular repositories Loading
-
-
everyone-can-use-english
everyone-can-use-english PublicForked from ZuodaoTech/everyone-can-use-english
人人都能用英语
TypeScript
-
-
RALBot-gen
RALBot-gen PublicForked from zhajio1988/RALBot-gen
Uset systemRDL to generate UVM regmodel or Verilog C use header files
Python
-
my_vimrc
my_vimrc PublicForked from zhajio1988/my_vimrc
🐲Jude's vimrc for DV work(fine tuning for SV/UVM)
Vim Script
-
Open_RegModel
Open_RegModel PublicForked from zhajio1988/Open_RegModel
🐥Use ORDT and systemRDL tools to generate C/Verilog header files, register RTL, UVM register models, and docs from compiled SystemRDL.
Verilog
If the problem persists, check the GitHub status page or contact support.