Skip to content
View 179691368's full-sized avatar

Block or report 179691368

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. - - Public

  2. everyone-can-use-english everyone-can-use-english Public

    Forked from ZuodaoTech/everyone-can-use-english

    人人都能用英语

    TypeScript

  3. reg_model reg_model Public

    Forked from Hqq049/reg_model

    寄存器模型生成脚本

  4. RALBot-gen RALBot-gen Public

    Forked from zhajio1988/RALBot-gen

    Uset systemRDL to generate UVM regmodel or Verilog C use header files

    Python

  5. my_vimrc my_vimrc Public

    Forked from zhajio1988/my_vimrc

    🐲Jude's vimrc for DV work(fine tuning for SV/UVM)

    Vim Script

  6. Open_RegModel Open_RegModel Public

    Forked from zhajio1988/Open_RegModel

    🐥Use ORDT and systemRDL tools to generate C/Verilog header files, register RTL, UVM register models, and docs from compiled SystemRDL.

    Verilog