[ImportVerilog][Bug] Fix single argument expressions in severity tasks #8998
Add this suggestion to a batch that can be applied as a single commit.
This suggestion is invalid because no changes were made to the code.
Suggestions cannot be applied while the pull request is closed.
Suggestions cannot be applied while viewing a subset of changes.
Only one suggestion per line can be applied in a batch.
Add this suggestion to a batch that can be applied as a single commit.
Applying suggestions on deleted lines is not supported.
You must change the existing code in this line in order to create a valid suggestion.
Outdated suggestions cannot be applied.
This suggestion has been applied or marked resolved.
Suggestions cannot be applied from pending reviews.
Suggestions cannot be applied on multi-line comments.
Suggestions cannot be applied while the pull request is queued to merge.
Suggestion cannot be applied right now. Please check back later.
This commit fixes missing support for expression evaluation in severity system tasks as well as is the
$displayand$writetasks.According to IEEE 1800-2023 Section 21.2.1 "The display and write tasks", it is legal to pass fully formatted expressions as the arguments of severity, display, and write tasks. In the previous implementation, it was assumed that the first argument would always be a StringLiteral in need of formatting; this commit adds a case distinction in the handling of these statements that ensures we first check whether we need to treat the arguments as a format string instance, or we are being handed a fully formatted string.
EDIT: @tobiasgrosser pointed out to me that this patch also fixes a few chipsalliance tests; I added those tests into
builtins.sv. Thanks Tobias!