Skip to content

[SPIRV] id and range builtins integration for SYCL #19639

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Merged
merged 1 commit into from
Jul 30, 2025

Conversation

maarquitos14
Copy link
Contributor

27c9b55 was added upstream, but because it has limited SYCL support, tests can't run properly.

@maarquitos14 maarquitos14 requested a review from a team as a code owner July 30, 2025 09:51
@maarquitos14 maarquitos14 requested review from Naghasan and removed request for a team July 30, 2025 09:51
@vmaksimo vmaksimo merged commit 37ec185 into intel:sycl-web Jul 30, 2025
jsji pushed a commit that referenced this pull request Aug 6, 2025
27c9b55
was added upstream, but because it has limited SYCL support, tests can't
run properly.
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

3 participants