SystemVerilog: delay expansion of string literals#913

tautschnig merged 1 commit intomaindiffblue/hw-cbmc:mainfrom

verilog-string-literalsdiffblue/hw-cbmc:verilog-string-literalsCopy head branch name to clipboard