Skip to content

Verilog: normalize ##[i:$] #527

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom
Merged
merged 1 commit into from
Jun 3, 2024
Merged

Verilog: normalize ##[i:$] #527

merged 1 commit into from
Jun 3, 2024

Conversation

kroening
Copy link
Member

@kroening kroening commented Jun 2, 2024 •
edited
Loading

This rewrites ##[i:$] to LTL, enabling the back-end to generate counterexamples of the correct length.

@kroening kroening changed the title Verilog: normalize ##[0:$] and ##[1:$] Verilog: normalize ##[i:$] Jun 2, 2024
@kroening kroening marked this pull request as ready for review June 2, 2024 21:27
@kroening
Verilog: normalize ##[i:$]
7ac455c 
This rewrites ##[i:$] to LTL, enabling the back-end to generate
counterexamples of the correct length.
@tautschnig tautschnig merged commit f05060e into main Jun 3, 2024
5 checks passed
@tautschnig tautschnig deleted the sequence2 branch June 3, 2024 08:24
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Reviewers

@tautschnig tautschnig tautschnig approved these changes

Assignees
No one assigned
Labels
Verilog
Projects
None yet
Milestone
No milestone
Development

Successfully merging this pull request may close these issues.
2 participants
@kroening @tautschnig