Skip to content

Verilog: let #300

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Merged
merged 1 commit into from
Feb 27, 2024
Merged

Verilog: let #300

merged 1 commit into from
Feb 27, 2024

Conversation

kroening
Copy link
Member

This adds the grammatical rules for let declarations.

This adds the grammatical rules for let declarations, as introduced in
SystemVerilog 1800-2009.

The typechecker for now only supports nullary let constructs.
@kroening kroening marked this pull request as ready for review February 27, 2024 16:38
@tautschnig tautschnig merged commit 362a6f7 into main Feb 27, 2024
@tautschnig tautschnig deleted the verilog-let branch February 27, 2024 19:49
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
Projects
None yet
Development

Successfully merging this pull request may close these issues.

2 participants