Skip to content

ebmc: avoid parentheses in SVA output for unary operators #272

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Merged
merged 1 commit into from
Dec 11, 2023

Conversation

kroening
Copy link
Member

This removes parentheses when printing unary SVA operators that have operands that are unary.

@kroening kroening force-pushed the expr2verilog-sva-precedence branch from 1aef4cb to 57f082a Compare December 10, 2023 18:14
@kroening kroening marked this pull request as ready for review December 10, 2023 19:22
@tautschnig
Copy link
Collaborator

Needs a rebase.

This removes parentheses when printing unary SVA operators that have
operands that are unary.
@kroening kroening force-pushed the expr2verilog-sva-precedence branch from 57f082a to 3e52fed Compare December 11, 2023 10:25
@tautschnig tautschnig merged commit f067e32 into main Dec 11, 2023
@tautschnig tautschnig deleted the expr2verilog-sva-precedence branch December 11, 2023 10:27
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

2 participants