Verilog: return values during expression type checking #270
Conversation
This file contains hidden or bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
kroening
force-pushed
the
verilog_convert_expr
branch
2 times, most recently
from
1dcbffb to
72021a1
Compare
|
Needs a rebase. |
kroening
force-pushed
the
verilog_convert_expr
branch
from
72021a1 to
1e69ae0
Compare
convert_expr_rec, and the methods for various expressions, now return a value, instead of changing an expression via a reference.
kroening
force-pushed
the
verilog_convert_expr
branch
from
1e69ae0 to
93deef5
Compare
done |
tautschnig
approved these changes
Dec 11, 2023
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment
Add this suggestion to a batch that can be applied as a single commit.
This suggestion is invalid because no changes were made to the code.
Suggestions cannot be applied while the pull request is closed.
Suggestions cannot be applied while viewing a subset of changes.
Only one suggestion per line can be applied in a batch.
Add this suggestion to a batch that can be applied as a single commit.
Applying suggestions on deleted lines is not supported.
You must change the existing code in this line in order to create a valid suggestion.
Outdated suggestions cannot be applied.
This suggestion has been applied or marked resolved.
Suggestions cannot be applied from pending reviews.
Suggestions cannot be applied on multi-line comments.
Suggestions cannot be applied while the pull request is queued to merge.
Suggestion cannot be applied right now. Please check back later.
convert_expr_rec, and the methods for various expressions, now return a value, instead of changing an expression via a reference.