SystemVerilog: `++`/`--` for generate `for`#1238

kroening merged 1 commit intomaindiffblue/hw-cbmc:mainfrom

verilog-genvar-prepostincdecdiffblue/hw-cbmc:verilog-genvar-prepostincdecCopy head branch name to clipboard