Skip to content

Conversation

fei-g
Copy link
Contributor

@fei-g fei-g commented Dec 22, 2019

Instead of having a flag per cacheline, change to use a single lrsc flag per tile in L1.5. Passed the lrsc_test.c.

In this case, we only support one outstanding LR/SC transaction per tile.
Example:
LR addr1;
LR addr2; // overwrite the state of the first LR
SC addr2; // succeed
SC addr1; // fail
We also need to make sure that different threads in one tile will not LR/SC at the same address at the same time.

…a flag per cacheline. Passed the lrsc_test.c
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

1 participant