Skip to content

Conversation

@simonbyrne
Copy link
Collaborator

No description provided.

@copy-pr-bot
Copy link

copy-pr-bot bot commented Jul 24, 2025

This pull request requires additional validation before any workflows can run on NVIDIA's runners.

Pull request vetters can view their responsibilities here.

Contributors can view more details about this message here.

@simonbyrne simonbyrne force-pushed the sbyrne/interp-sparse branch from 2b1b6ef to 02f6ed1 Compare July 28, 2025 17:20
@simonbyrne simonbyrne force-pushed the sbyrne/interp-sparse branch from 02f6ed1 to 554d702 Compare July 28, 2025 21:23
@simonbyrne simonbyrne marked this pull request as ready for review July 28, 2025 21:24
@simonbyrne simonbyrne requested a review from aartbik July 28, 2025 21:24
@aartbik
Copy link
Collaborator

aartbik commented Jul 28, 2025

Very nice! Thank you so much for doing this refactoring towards using the UST everywhere! Do you have a performance benchmark to ensure performance is as expected? [I see no reason why it would change, but of course we should pedantically check]

@cliffburdick
Copy link
Collaborator

/build

@simonbyrne simonbyrne force-pushed the sbyrne/interp-sparse branch from 554d702 to 93a3b4b Compare July 29, 2025 16:57
@simonbyrne
Copy link
Collaborator Author

@cliffburdick I've rebased on #1017, it should work now.

@cliffburdick
Copy link
Collaborator

/build

@cliffburdick cliffburdick merged commit fa9e872 into NVIDIA:main Jul 29, 2025
1 check passed
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

None yet

Projects

None yet

Development

Successfully merging this pull request may close these issues.

3 participants