-
Notifications
You must be signed in to change notification settings - Fork 3k
LPC55S69: Fix UART & GPIO HAL to pass FPGA CI test shield tests #12342
New issue
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
Conversation
@fkjagodzinski, thank you for your changes. |
There was a problem hiding this comment.
Choose a reason for hiding this comment
The reason will be displayed to describe this comment to others. Learn more.
@mmahadevan108 please review
@@ -19,6 +19,74 @@ | |||
|
|||
#include <mstd_cstddef> | |||
|
|||
/************GPIO***************/ | |||
MSTD_CONSTEXPR_OBJ_11 PinMap PinMap_GPIO[] = { |
There was a problem hiding this comment.
Choose a reason for hiding this comment
The reason will be displayed to describe this comment to others. Learn more.
if that's a dummy for testing, should it only be compiled in while building tests?
There was a problem hiding this comment.
Choose a reason for hiding this comment
The reason will be displayed to describe this comment to others. Learn more.
This is only a header file and it looks like this is correct place to add pinmap, even dummy one for testing only.
Maybe we should add an extra comment like here:
mbed-os/targets/TARGET_NORDIC/TARGET_NRF5x/TARGET_NRF52/TARGET_MCU_NRF52840/PeripheralPinMaps.h
Lines 49 to 50 in 02c5e08
// Pinmap used for testing only | |
MSTD_CONSTEXPR_OBJ_11 PinMap All_pins[] = { |
There was a problem hiding this comment.
Choose a reason for hiding this comment
The reason will be displayed to describe this comment to others. Learn more.
I think this will also be changed for using const PinList *pinmap_restricted_gpio_pins()
to exclude GPIO pins, instead of keeping this dummy list. just like what been discussed in the other PR #12380
There was a problem hiding this comment.
Choose a reason for hiding this comment
The reason will be displayed to describe this comment to others. Learn more.
@mmahadevan108 please review
I am awaiting a response for my review query to understand why the GPIO changes are needed
typedef enum { | ||
GPIO_X = 0, // dummy peripheral used instead of GPIO0 & GPIO1 | ||
} GPIOName; | ||
|
There was a problem hiding this comment.
Choose a reason for hiding this comment
The reason will be displayed to describe this comment to others. Learn more.
What is this for?
There was a problem hiding this comment.
Choose a reason for hiding this comment
The reason will be displayed to describe this comment to others. Learn more.
I believe that this is just dummy GPIO used in the PinMap_GPIO
pin-map. We need GPIO pin-map to control the FPGA GPIO test and to skip testing the specific GPIOs which do not fulfill the defined behavior. As you can see some entries in the PinMap_GPIO
are commented out and there is added a note why.
There was a problem hiding this comment.
Choose a reason for hiding this comment
The reason will be displayed to describe this comment to others. Learn more.
Thank you. Could you maybe update the comment stating this dummy is for FPGA GPIO testing so that its clear
There was a problem hiding this comment.
Choose a reason for hiding this comment
The reason will be displayed to describe this comment to others. Learn more.
Fixed as suggested
We need this PR asap to enable @fkjagodzinski is off till the end of the week, so I tried to address review comments and responded to the provided questions. |
dfb0901
to
b6058ff
Compare
Pull request has been modified.
CI started Also restarted Travis, should execute now |
Test run: SUCCESSSummary: 11 of 11 test jobs passed |
@@ -19,6 +19,74 @@ | |||
|
|||
#include <mstd_cstddef> | |||
|
|||
/************GPIO***************/ | |||
MSTD_CONSTEXPR_OBJ_11 PinMap PinMap_GPIO[] = { |
There was a problem hiding this comment.
Choose a reason for hiding this comment
The reason will be displayed to describe this comment to others. Learn more.
I think this will also be changed for using const PinList *pinmap_restricted_gpio_pins()
to exclude GPIO pins, instead of keeping this dummy list. just like what been discussed in the other PR #12380
Check that the RX or TX interrupt is enabled before calling a registered handler with RxIrq or TxIrq arg.
b6058ff
to
a0ff95b
Compare
Pull request has been modified.
Provided the following changes:
Test results (this PR + PR #12379):
@0xc0170 This should be merged after PR #12379. The second review round is required I think. |
please tag this PR as |
CI restarted (also Travis) |
Test run: SUCCESSSummary: 11 of 11 test jobs passed |
Summary of changes
Update the
LPC55S69
HAL to pass the tests that make use of the FPGA CI test shield:tests-mbed_hal_fpga_ci_test_shield-uart
,tests-mbed_hal_fpga_ci_test_shield-gpio
.Impact of changes
Migration actions required
Documentation
None
Pull request type
Test results
Reviewers
@ARMmbed/team-nxp, @jamesbeyond, @mprse, @maciejbocianski