@@ -35,100 +35,81 @@ using namespace llvm;
35
35
#include " SystemZGenRegisterInfo.inc"
36
36
37
37
const unsigned SystemZMC::GR32Regs[16 ] = {
38
- SystemZ::R0L, SystemZ::R1L, SystemZ::R2L, SystemZ::R3L,
39
- SystemZ::R4L, SystemZ::R5L, SystemZ::R6L, SystemZ::R7L,
40
- SystemZ::R8L, SystemZ::R9L, SystemZ::R10L, SystemZ::R11L,
41
- SystemZ::R12L, SystemZ::R13L, SystemZ::R14L, SystemZ::R15L
42
- };
38
+ SystemZ::R0L, SystemZ::R1L, SystemZ::R2L, SystemZ::R3L,
39
+ SystemZ::R4L, SystemZ::R5L, SystemZ::R6L, SystemZ::R7L,
40
+ SystemZ::R8L, SystemZ::R9L, SystemZ::R10L, SystemZ::R11L,
41
+ SystemZ::R12L, SystemZ::R13L, SystemZ::R14L, SystemZ::R15L};
43
42
44
43
const unsigned SystemZMC::GRH32Regs[16 ] = {
45
- SystemZ::R0H, SystemZ::R1H, SystemZ::R2H, SystemZ::R3H,
46
- SystemZ::R4H, SystemZ::R5H, SystemZ::R6H, SystemZ::R7H,
47
- SystemZ::R8H, SystemZ::R9H, SystemZ::R10H, SystemZ::R11H,
48
- SystemZ::R12H, SystemZ::R13H, SystemZ::R14H, SystemZ::R15H
49
- };
44
+ SystemZ::R0H, SystemZ::R1H, SystemZ::R2H, SystemZ::R3H,
45
+ SystemZ::R4H, SystemZ::R5H, SystemZ::R6H, SystemZ::R7H,
46
+ SystemZ::R8H, SystemZ::R9H, SystemZ::R10H, SystemZ::R11H,
47
+ SystemZ::R12H, SystemZ::R13H, SystemZ::R14H, SystemZ::R15H};
50
48
51
49
const unsigned SystemZMC::GR64Regs[16 ] = {
52
- SystemZ::R0D, SystemZ::R1D, SystemZ::R2D, SystemZ::R3D,
53
- SystemZ::R4D, SystemZ::R5D, SystemZ::R6D, SystemZ::R7D,
54
- SystemZ::R8D, SystemZ::R9D, SystemZ::R10D, SystemZ::R11D,
55
- SystemZ::R12D, SystemZ::R13D, SystemZ::R14D, SystemZ::R15D
56
- };
50
+ SystemZ::R0D, SystemZ::R1D, SystemZ::R2D, SystemZ::R3D,
51
+ SystemZ::R4D, SystemZ::R5D, SystemZ::R6D, SystemZ::R7D,
52
+ SystemZ::R8D, SystemZ::R9D, SystemZ::R10D, SystemZ::R11D,
53
+ SystemZ::R12D, SystemZ::R13D, SystemZ::R14D, SystemZ::R15D};
57
54
58
55
const unsigned SystemZMC::GR128Regs[16 ] = {
59
- SystemZ::R0Q, 0 , SystemZ::R2Q, 0 ,
60
- SystemZ::R4Q, 0 , SystemZ::R6Q, 0 ,
61
- SystemZ::R8Q, 0 , SystemZ::R10Q, 0 ,
62
- SystemZ::R12Q, 0 , SystemZ::R14Q, 0
63
- };
56
+ SystemZ::R0Q, 0 , SystemZ::R2Q, 0 , SystemZ::R4Q, 0 , SystemZ::R6Q, 0 ,
57
+ SystemZ::R8Q, 0 , SystemZ::R10Q, 0 , SystemZ::R12Q, 0 , SystemZ::R14Q, 0 };
64
58
65
59
const unsigned SystemZMC::FP32Regs[16 ] = {
66
- SystemZ::F0S, SystemZ::F1S, SystemZ::F2S, SystemZ::F3S,
67
- SystemZ::F4S, SystemZ::F5S, SystemZ::F6S, SystemZ::F7S,
68
- SystemZ::F8S, SystemZ::F9S, SystemZ::F10S, SystemZ::F11S,
69
- SystemZ::F12S, SystemZ::F13S, SystemZ::F14S, SystemZ::F15S
70
- };
60
+ SystemZ::F0S, SystemZ::F1S, SystemZ::F2S, SystemZ::F3S,
61
+ SystemZ::F4S, SystemZ::F5S, SystemZ::F6S, SystemZ::F7S,
62
+ SystemZ::F8S, SystemZ::F9S, SystemZ::F10S, SystemZ::F11S,
63
+ SystemZ::F12S, SystemZ::F13S, SystemZ::F14S, SystemZ::F15S};
71
64
72
65
const unsigned SystemZMC::FP64Regs[16 ] = {
73
- SystemZ::F0D, SystemZ::F1D, SystemZ::F2D, SystemZ::F3D,
74
- SystemZ::F4D, SystemZ::F5D, SystemZ::F6D, SystemZ::F7D,
75
- SystemZ::F8D, SystemZ::F9D, SystemZ::F10D, SystemZ::F11D,
76
- SystemZ::F12D, SystemZ::F13D, SystemZ::F14D, SystemZ::F15D
77
- };
66
+ SystemZ::F0D, SystemZ::F1D, SystemZ::F2D, SystemZ::F3D,
67
+ SystemZ::F4D, SystemZ::F5D, SystemZ::F6D, SystemZ::F7D,
68
+ SystemZ::F8D, SystemZ::F9D, SystemZ::F10D, SystemZ::F11D,
69
+ SystemZ::F12D, SystemZ::F13D, SystemZ::F14D, SystemZ::F15D};
78
70
79
71
const unsigned SystemZMC::FP128Regs[16 ] = {
80
- SystemZ::F0Q, SystemZ::F1Q, 0 , 0 ,
81
- SystemZ::F4Q, SystemZ::F5Q, 0 , 0 ,
82
- SystemZ::F8Q, SystemZ::F9Q, 0 , 0 ,
83
- SystemZ::F12Q, SystemZ::F13Q, 0 , 0
84
- };
72
+ SystemZ::F0Q, SystemZ::F1Q, 0 , 0 , SystemZ::F4Q, SystemZ::F5Q, 0 , 0 ,
73
+ SystemZ::F8Q, SystemZ::F9Q, 0 , 0 , SystemZ::F12Q, SystemZ::F13Q, 0 , 0 };
85
74
86
75
const unsigned SystemZMC::VR32Regs[32 ] = {
87
- SystemZ::F0S, SystemZ::F1S, SystemZ::F2S, SystemZ::F3S,
88
- SystemZ::F4S, SystemZ::F5S, SystemZ::F6S, SystemZ::F7S,
89
- SystemZ::F8S, SystemZ::F9S, SystemZ::F10S, SystemZ::F11S,
90
- SystemZ::F12S, SystemZ::F13S, SystemZ::F14S, SystemZ::F15S,
91
- SystemZ::F16S, SystemZ::F17S, SystemZ::F18S, SystemZ::F19S,
92
- SystemZ::F20S, SystemZ::F21S, SystemZ::F22S, SystemZ::F23S,
93
- SystemZ::F24S, SystemZ::F25S, SystemZ::F26S, SystemZ::F27S,
94
- SystemZ::F28S, SystemZ::F29S, SystemZ::F30S, SystemZ::F31S
95
- };
76
+ SystemZ::F0S, SystemZ::F1S, SystemZ::F2S, SystemZ::F3S, SystemZ::F4S,
77
+ SystemZ::F5S, SystemZ::F6S, SystemZ::F7S, SystemZ::F8S, SystemZ::F9S,
78
+ SystemZ::F10S, SystemZ::F11S, SystemZ::F12S, SystemZ::F13S, SystemZ::F14S,
79
+ SystemZ::F15S, SystemZ::F16S, SystemZ::F17S, SystemZ::F18S, SystemZ::F19S,
80
+ SystemZ::F20S, SystemZ::F21S, SystemZ::F22S, SystemZ::F23S, SystemZ::F24S,
81
+ SystemZ::F25S, SystemZ::F26S, SystemZ::F27S, SystemZ::F28S, SystemZ::F29S,
82
+ SystemZ::F30S, SystemZ::F31S};
96
83
97
84
const unsigned SystemZMC::VR64Regs[32 ] = {
98
- SystemZ::F0D, SystemZ::F1D, SystemZ::F2D, SystemZ::F3D,
99
- SystemZ::F4D, SystemZ::F5D, SystemZ::F6D, SystemZ::F7D,
100
- SystemZ::F8D, SystemZ::F9D, SystemZ::F10D, SystemZ::F11D,
101
- SystemZ::F12D, SystemZ::F13D, SystemZ::F14D, SystemZ::F15D,
102
- SystemZ::F16D, SystemZ::F17D, SystemZ::F18D, SystemZ::F19D,
103
- SystemZ::F20D, SystemZ::F21D, SystemZ::F22D, SystemZ::F23D,
104
- SystemZ::F24D, SystemZ::F25D, SystemZ::F26D, SystemZ::F27D,
105
- SystemZ::F28D, SystemZ::F29D, SystemZ::F30D, SystemZ::F31D
106
- };
85
+ SystemZ::F0D, SystemZ::F1D, SystemZ::F2D, SystemZ::F3D, SystemZ::F4D,
86
+ SystemZ::F5D, SystemZ::F6D, SystemZ::F7D, SystemZ::F8D, SystemZ::F9D,
87
+ SystemZ::F10D, SystemZ::F11D, SystemZ::F12D, SystemZ::F13D, SystemZ::F14D,
88
+ SystemZ::F15D, SystemZ::F16D, SystemZ::F17D, SystemZ::F18D, SystemZ::F19D,
89
+ SystemZ::F20D, SystemZ::F21D, SystemZ::F22D, SystemZ::F23D, SystemZ::F24D,
90
+ SystemZ::F25D, SystemZ::F26D, SystemZ::F27D, SystemZ::F28D, SystemZ::F29D,
91
+ SystemZ::F30D, SystemZ::F31D};
107
92
108
93
const unsigned SystemZMC::VR128Regs[32 ] = {
109
- SystemZ::V0, SystemZ::V1, SystemZ::V2, SystemZ::V3,
110
- SystemZ::V4, SystemZ::V5, SystemZ::V6, SystemZ::V7,
111
- SystemZ::V8, SystemZ::V9, SystemZ::V10, SystemZ::V11,
112
- SystemZ::V12, SystemZ::V13, SystemZ::V14, SystemZ::V15,
113
- SystemZ::V16, SystemZ::V17, SystemZ::V18, SystemZ::V19,
114
- SystemZ::V20, SystemZ::V21, SystemZ::V22, SystemZ::V23,
115
- SystemZ::V24, SystemZ::V25, SystemZ::V26, SystemZ::V27,
116
- SystemZ::V28, SystemZ::V29, SystemZ::V30, SystemZ::V31
117
- };
94
+ SystemZ::V0, SystemZ::V1, SystemZ::V2, SystemZ::V3, SystemZ::V4,
95
+ SystemZ::V5, SystemZ::V6, SystemZ::V7, SystemZ::V8, SystemZ::V9,
96
+ SystemZ::V10, SystemZ::V11, SystemZ::V12, SystemZ::V13, SystemZ::V14,
97
+ SystemZ::V15, SystemZ::V16, SystemZ::V17, SystemZ::V18, SystemZ::V19,
98
+ SystemZ::V20, SystemZ::V21, SystemZ::V22, SystemZ::V23, SystemZ::V24,
99
+ SystemZ::V25, SystemZ::V26, SystemZ::V27, SystemZ::V28, SystemZ::V29,
100
+ SystemZ::V30, SystemZ::V31};
118
101
119
102
const unsigned SystemZMC::AR32Regs[16 ] = {
120
- SystemZ::A0, SystemZ::A1, SystemZ::A2, SystemZ::A3,
121
- SystemZ::A4, SystemZ::A5, SystemZ::A6, SystemZ::A7,
122
- SystemZ::A8, SystemZ::A9, SystemZ::A10, SystemZ::A11,
123
- SystemZ::A12, SystemZ::A13, SystemZ::A14, SystemZ::A15
124
- };
103
+ SystemZ::A0, SystemZ::A1, SystemZ::A2, SystemZ::A3,
104
+ SystemZ::A4, SystemZ::A5, SystemZ::A6, SystemZ::A7,
105
+ SystemZ::A8, SystemZ::A9, SystemZ::A10, SystemZ::A11,
106
+ SystemZ::A12, SystemZ::A13, SystemZ::A14, SystemZ::A15};
125
107
126
108
const unsigned SystemZMC::CR64Regs[16 ] = {
127
- SystemZ::C0, SystemZ::C1, SystemZ::C2, SystemZ::C3,
128
- SystemZ::C4, SystemZ::C5, SystemZ::C6, SystemZ::C7,
129
- SystemZ::C8, SystemZ::C9, SystemZ::C10, SystemZ::C11,
130
- SystemZ::C12, SystemZ::C13, SystemZ::C14, SystemZ::C15
131
- };
109
+ SystemZ::C0, SystemZ::C1, SystemZ::C2, SystemZ::C3,
110
+ SystemZ::C4, SystemZ::C5, SystemZ::C6, SystemZ::C7,
111
+ SystemZ::C8, SystemZ::C9, SystemZ::C10, SystemZ::C11,
112
+ SystemZ::C12, SystemZ::C13, SystemZ::C14, SystemZ::C15};
132
113
133
114
unsigned SystemZMC::getFirstReg (unsigned Reg) {
134
115
static unsigned Map[SystemZ::NUM_TARGET_REGS];
0 commit comments