Skip to content

Commit 1374969

Browse files
committed
Fixup #529: add missing .desc file
This adds the .desc file that was forgotten in #529.
1 parent e186da3 commit 1374969

File tree

1 file changed

+12
-0
lines changed

1 file changed

+12
-0
lines changed

regression/verilog/SVA/sequence3.desc

Lines changed: 12 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,12 @@
1+
CORE
2+
sequence3.sv
3+
--bound 20 --numbered-trace
4+
^\[main\.property\.1\] ##\[\*\] main\.x == 6: REFUTED$
5+
^Counterexample with 2 states:$
6+
^\[main\.property\.2\] ##\[\+\] main\.x == 0: REFUTED$
7+
^Counterexample with 7 states:$
8+
^EXIT=10$
9+
^SIGNAL=0$
10+
--
11+
^warning: ignoring
12+
--

0 commit comments

Comments
 (0)