Skip to content

Actions: cyring/CoreFreq

Actions

All workflows

Actions

Loading...
Loading

Showing runs from all workflows
161 workflow runs
161 workflow runs

Filter by Event

Filter by Status

Filter by Branch

Filter by Actor

[aarch64] Set the UI comment for PMULL instruction Build Multi Arch #410: Commit 40a47f2 pushed by cyring
2m 39s master
master
2m 39s
[aarch64] Registers requiring a safe access guard (TID3) Build Multi Arch #409: Commit dd98868 pushed by cyring
3m 30s master
master
3m 30s
[aarch64] Drop Experimental guard to safely read ID_AA64MMFR3_EL1 Build Multi Arch #408: Commit efb383d pushed by cyring
2m 41s master
master
2m 41s
[aarch64] Display detected Interconnect Technology in UI Build Multi Arch #407: Commit f16141f pushed by cyring
2m 38s master
master
2m 38s
[aarch64] Query Cache Coherent Network|Interconnect via DT Build Multi Arch #406: Commit 92e070b pushed by cyring
9m 29s master
master
9m 29s
[aarch64] Adding multiple Processors and Architectures Build Multi Arch #405: Commit cf4269f pushed by cyring
2m 40s master
master
2m 40s
[aarch64] Assign DSU-RTL version according to detected ARM arch. Build Multi Arch #404: Commit 0f682fe pushed by cyring
2m 57s master
master
2m 57s
[aarch64] Improve detection of Mesh interconnect via DT/ACPI Build Multi Arch #403: Commit 63b9b9c pushed by cyring
4m 30s master
master
4m 30s
[aarch64] Query CMN either from DeviceTree either from ACPI Build Multi Arch #402: Commit cbc2c20 pushed by cyring
2m 41s master
master
2m 41s
[aarch64] JSON export DSU, CMN, CCI, CCN Build Multi Arch #401: Commit 2d07810 pushed by cyring
2m 43s master
master
2m 43s
[aarch64] Display the presence of the DynamIQ Shared Unit (DSU) Build Multi Arch #400: Commit 4cdca0e pushed by cyring
2m 39s master
master
2m 39s
[aarch64] Added SMT and big.LITTLE labels in the UI footer Build Multi Arch #399: Commit a0dd031 pushed by cyring
2m 38s master
master
2m 38s
[Kernel] Defer cpufreq get_policy and asm/amd/nb.h to v6.16 Build Multi Arch #398: Commit 3a7c703 pushed by cyring
8m 29s master
master
8m 29s
Build Multi Arch Build Multi Arch #397: by cyring
8m 32s 2.0.7
2.0.7
8m 32s
[AMD] Decodes voltages of Phoenix families using Rembrandt SVI Build Multi Arch #396: Commit b622338 pushed by cyring
2m 43s 2.0.6
2.0.6
2m 43s
[AMD] Decodes voltages of Phoenix families using Rembrandt SVI Build Multi Arch #395: Commit b622338 pushed by cyring
2m 38s master
master
2m 38s
[AMD][Raphael] Attempt to read the SoC voltage Build Multi Arch #394: Commit c2e28ed pushed by cyring
2m 40s master
master
2m 40s
[Kernel][6.15] Fix missing cpufreq_get_policy and asm/amd/nb.h Build Multi Arch #393: Commit 90d4825 pushed by cyring
2m 43s master
master
2m 43s
[AMD][Raphael] Don't probe the HSMP on Desktop/Mobile/Embedded Build Multi Arch #392: Commit 2c03cea pushed by cyring
4m 52s master
master
4m 52s
[Doc] Obfuscate support email format in README and CLI usage Build Multi Arch #391: Commit dfac22a pushed by cyring
11m 44s master
master
11m 44s
[aarch64][riscv64][ppc64] Use exclusive load/store for selected share… Build Multi Arch #390: Commit 6b7ea15 pushed by cyring
2m 45s master
master
2m 45s
[Kernel] Use VM_DONTEXPAND in mmap() for stability and isolation Build Multi Arch #389: Commit 6b176cd pushed by cyring
2m 39s master
master
2m 39s
[Intel] Added the Bartlett Lake/S entry Build Multi Arch #388: Commit 989036f pushed by cyring
2m 43s master
master
2m 43s
[AMD][Genoa] Attempt to read SOC voltage Build Multi Arch #387: Commit 5ec7b7c pushed by cyring
2m 38s 2.0.5
2.0.5
2m 38s
[AMD][Genoa] Attempt to read SOC voltage Build Multi Arch #386: Commit 5ec7b7c pushed by cyring
2m 37s master
master
2m 37s