File tree Expand file tree Collapse file tree 3 files changed +32
-0
lines changed
cmsis/CMSIS_5/CMSIS/RTOS2/RTX Expand file tree Collapse file tree 3 files changed +32
-0
lines changed Original file line number Diff line number Diff line change @@ -15,6 +15,8 @@ function(_mbed_get_cortex_m_exception_handlers toolchain_dir)
15
15
set (STARTUP_RTX_FILE TARGET_M3/irq_cm3.S )
16
16
elseif (${key} STREQUAL M33 )
17
17
set (STARTUP_RTX_FILE TARGET_M33/irq_armv8mml.S )
18
+ elseif (${key} STREQUAL M55 )
19
+ set (STARTUP_RTX_FILE TARGET_M33/irq_armv8mml.S )
18
20
elseif (${key} STREQUAL RTOS_M4_M7 )
19
21
set (STARTUP_RTX_FILE TARGET_RTOS_M4_M7/irq_cm4f.S )
20
22
endif ()
Original file line number Diff line number Diff line change
1
+ # Copyright (c) 2021 ARM Limited. All rights reserved.
2
+ # SPDX-License-Identifier: Apache-2.0
3
+
4
+ # Sets cpu core options
5
+ if (${MBED_TOOLCHAIN} STREQUAL "GCC_ARM" )
6
+ list (APPEND common_options
7
+ "-mthumb"
8
+ "-mfpu=fpv5-sp-d16"
9
+ "-mfloat-abi=softfp"
10
+ "-mcpu=cortex-m55"
11
+ )
12
+ elseif (${MBED_TOOLCHAIN} STREQUAL "ARM" )
13
+ list (APPEND common_options
14
+ "-mfpu=fpv5-sp-d16"
15
+ "-mfloat-abi=hard"
16
+ "-mcpu=cortex-m55"
17
+ )
18
+ endif ()
19
+
20
+ function (mbed_set_cpu_core_definitions target )
21
+ target_compile_definitions (${target}
22
+ INTERFACE
23
+ __CORTEX_M55
24
+ __FPU_PRESENT=1
25
+ __CMSIS_RTOS
26
+ __MBED_CMSIS_RTOS_CM
27
+ )
28
+ endfunction ()
Original file line number Diff line number Diff line change @@ -53,6 +53,8 @@ elseif (MBED_CPU_CORE STREQUAL Cortex-M4)
53
53
set (CMAKE_SYSTEM_PROCESSOR cortex-m4 )
54
54
elseif (MBED_CPU_CORE STREQUAL Cortex-M4F )
55
55
set (CMAKE_SYSTEM_PROCESSOR cortex-m4 )
56
+ elseif (MBED_CPU_CORE STREQUAL Cortex-M55 )
57
+ set (CMAKE_SYSTEM_PROCESSOR cortex-m55 )
56
58
elseif (MBED_CPU_CORE STREQUAL Cortex-M7 )
57
59
set (CMAKE_SYSTEM_PROCESSOR cortex-m7 )
58
60
elseif (MBED_CPU_CORE STREQUAL Cortex-M7F )
You can’t perform that action at this time.
0 commit comments